Quad SPI-3 to SPI-4 Link Layer
Lattice Semiconductor
Bridge Core User’s Guide
Quad SPI-3 to SPI-4 LINK Layer Bridge Core Design Flow
The Quad SPI-3 to SPI-4 Bridge IP Core can be implemented using various methods. The scope of this document
covers only the push-button Graphical User Interface (GUI) ?ow. Figure 9 illustrates the software ?ow model used
when evaluating with the Quad SPI-3 to SPI-4 Bridge core.
Figure 9. Lattice IP Core Evaluation Flow
Start
Install and launch ispLEVER software
Obtain desired IP package (download
Core Evaluation package or purchase
IP package)
Protected
Install IP package
Simulation
Model
IP Core Netlist
Perform functional simulation with
the provided core model
Synthesize top-level design with the
IP black box declaration
Place and route the design
Run static timing analysis
Done
Functional Simulation Under ModelSim (PC Platform) 1
Once the Quad SPI-3 to SPI-4 Bridge core has been downloaded and unzipped to the designated directory, the
core is ready for evaluation. The RTL simulation environment contains a testbench and a simple application that
uses the Quad SPI-3 to SPI-4 Bridge design. The application instantiates the Quad SPI-3 to SPI-4 Bridge core, an
ORCA ORSPI4 module and an ORCA SYSBUS module. The module name of the application is called “qspi3_link”.
The testbench includes a SPI-4 driver, a SPI-4 monitor, an instantiation of the user application and SPI-3 loopback
models. In the simulation many packets of varying length generated by the SPI-4 driver are applied to the receive
side of the SPI-4 bridge. A loopback is implemented at the SPI-3 interface. The packets received at the SPI-4 trans-
mit interface are checked against the packets sent by the SPI-4 driver.
The Quad SPI-3 to SPI-4 Link Layer Bridge design and testbench models have been compiled into the work direc-
tories “source\top”, source\sim”, and “eval\test\*”. The Quad SPI-3 to SPI-4 LINK IP, ORCA4, ORSPI4 and SYS-
1. Note that the pre-compiled ORSPI4 simulation models provided in this IP evaluation package do not work with the OEM version of ModelSim
embedded in the ispLEVER ? v.3.0 software. The full, licensed version of ModelSim is required to run this simulation.
17
相关PDF资料
SPN02SVBN-RC CONN JUMPER SHORTING 2MM GOLD
SPN02SVEN-RC CONN JUMPER SHORTING 2MM GOLD
SPN02SXCN-RC CONN JUMPER SHORTING 2MM GOLD
SPT711XPFCE CARD TELEPHONY FARM CRD 711X
SPUSB1AJT SURGE SUPPRESOR USB 12OHM SC70-6
SR-5H-6.3A-BK FUSE 6.3A 250VAC RADIAL SLOW
SR1K20M155X VARISTOR 20VRMS W/RFI SUPP RAD
SRP120LF POLYSWITCH PTC RESET 1.2A STRAP
相关代理商/技术参数
SPI-333-34AB 制造商:SANYO Semiconductor Co Ltd 功能描述:
SPI-335-34 制造商:SANYO 制造商全称:Sanyo Semicon Device 功能描述:Ultraminiature photoreflector (single-transistor type)
SPI-336-99-T1 制造商:SANYO 制造商全称:Sanyo Semicon Device 功能描述:Ultraminiature photoreflector supporting reflow soldering Single transistor type
SPI3501UH 制造商:SPI 制造商全称:SPI 功能描述:350 Watts EPS12V 1U Switching Power Supply
SPI3501UH-B204 制造商:Sparkle Power Inc 功能描述:POWER SUPPLY,SWITCHING,ENCLOSED,1U,350 WATT,ATX/EPS,PFC,(2)1
SPI350ACA8 制造商:SPI 制造商全称:SPI 功能描述:350 Watts, ATX Switching Power Supply
SPI350ACAG 制造商:SPI 制造商全称:SPI 功能描述:350 Watts ATX12V 2.3 Switching Power Supply Meet 2010 ErP
SPI350GLN 制造商:Sparkle Power Inc 功能描述:POWER SUPPLY,SWITCHING,ATX,350 WATT,ATX12V 2.2,PFC,(2)12VDC@